Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > testbench procedure trouble

Reply
Thread Tools

testbench procedure trouble

 
 
Toby
Guest
Posts: n/a
 
      02-11-2005
Hi, I'm kinda new to this whole testbench thing. I have a procedure in
my testbench that looks something like this:

procedure SMP_READ
(
signal A_P_SMP_DATA_READ: out std_logic_vector(7 downto 0);
) is
begin

A_P_SMP_DATA_READ(7) <= A_SMP_DATA7;
A_P_SMP_DATA_READ(6) <= A_SMP_DATA6;
A_P_SMP_DATA_READ(5) <= A_SMP_DATA5;
A_P_SMP_DATA_READ(4) <= A_SMP_DATA4;
A_P_SMP_DATA_READ(3) <= A_SMP_DATA3;
A_P_SMP_DATA_READ(2) <= A_SMP_DATA2;
A_P_SMP_DATA_READ(1) <= A_SMP_DATA1;
A_P_SMP_DATA_READ(0) <= A_SMP_DATA0;

end SMP_READ;

Where A_SMP_DATA7, A_SMP_DATA6......A_SMP_DATA0 are signals assigned
for the entire testbench (between the component declarations and the
procedure declarations) as follows:

signal A_SMP_DATA0 : STD_LOGIC := 'L';
signal A_SMP_DATA1 : STD_LOGIC := 'L';
signal A_SMP_DATA2 : STD_LOGIC := 'L';
signal A_SMP_DATA3 : STD_LOGIC := 'L';
signal A_SMP_DATA4 : STD_LOGIC := 'L';
signal A_SMP_DATA5 : STD_LOGIC := 'L';
signal A_SMP_DATA6 : STD_LOGIC := 'L';
signal A_SMP_DATA7 : STD_LOGIC := 'L';

The problem is, A_P_SMP_DATA_READ(7..0) is not getting the values
assigned to it in the procedure. I can set a breakpoint (Aldec
Active-HDL) near the end of the procedure, and I run the cursor over
the A_P_SMP_DATA_READ(#) and the A_SMP_DATA#, and they just arent
equal. How can that even be? If I say A_P_SMP_DATA_READ(7) <=
A_SMP_DATA7; then shouldn't those two things be equal? Any ideas
would be greatly appreciated.

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
procedure as argument in procedure AlexWare VHDL 2 10-23-2009 09:14 AM
Are there any Modelsim hooks to allow testbench code to figure out procedure call stack? Andrew FPGA VHDL 7 11-01-2008 07:26 PM
'Procedure or function <stored procedure name> has too many arguments specified',,,ARGH! Mike P ASP .Net 0 06-19-2006 01:19 PM
testbench procedure trouble Toby VHDL 12 02-19-2005 04:09 PM
How to drive record fields from procedure AND testbench? Joe Vanderwall VHDL 11 05-09-2004 07:40 PM



Advertisments