Synthesis problem

01-30-2005

I am getting errors in simulation of post synthesis VHDL file.

errors are like
----dffr is not a component declaration.
-----Statement cannot be labeled. etc for all primitives using in the
flattened file

i mapped adk library also and the condition is same.
any help will be really great.

Thanks

01-31-2005

I think there are scan inertion cells in you netlist for which a
library has to be attached.

02-08-2005

Thanks for reply.

what is scan inertion cells and which library need to be attached to
remove it?

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Synthesis Problem	Joe Lancaster	VHDL	4	01-12-2005 03:32 AM
problem of real type in synthesis,	senthil	VHDL	3	02-05-2004 04:09 PM
Simulation is OK but problem with synthesis	Andy	VHDL	5	10-22-2003 06:24 AM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed...	walala	VHDL	4	09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes	walala	VHDL	4	09-08-2003 01:51 PM