Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Port Mapping

Reply
Thread Tools

Port Mapping

 
 
john
Guest
Posts: n/a
 
      01-18-2005
Hello,

I am trying to do write the data into the RAm using CPLD..
CPLD is interfaced to a USB chip wjich is producing new
data at each falling edge of the clock. Now, My question
is that I am directing equating the USB bus( 8 bit port )
to the data bus . Is it right way to do it?
Thanks
John



Entity DPR is

port (

Data_Bus : out unsigned (13 downto 0);

USB_Data :in unsigned ( 7 downto 0);


);

End DPR;

Process( State2 )

Begin

Case State2 is


When G0=>
inc <='1';
Data_Bus ( 13 downto <= USB_Data ( 5 downto 0 );
UBL <='0'; --1 old value
LBL <='1'; --0 0ld value
nextstate2 <=G1;

When G1 =>
inc <='0';
Data_Bus ( 7 downto 0) <= USB_Data ( 7 downto 0 );
UBL <='1'; --0 old value
LBL <='0'; --1 old value
nextstate2 <=G0;

When others =>

nextstate2 <=G0;

End case;

End Process;


Process (USB_CLK )
Begin

If( USB_CLK 'Event And USB_CLK ='0' ) Then

State2 <= nextstate2;
State <= nextstate;
End If;

End Process;

End DPR_ARCH;

 
Reply With Quote
 
 
 
 
zingafriend@yahoo.com
Guest
Posts: n/a
 
      01-19-2005
I would say, that you first register the data coming from the USB and
then put it on the data bus.

-Neo

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
port mapping john VHDL 1 12-14-2004 08:03 AM
area optimized port mapping tulip VHDL 1 11-03-2004 02:20 PM
doubt regarding port mapping tulip VHDL 1 10-29-2004 05:37 PM
Port Mapping kwaj VHDL 1 03-02-2004 11:56 PM
Port mapping to (SIGNAL_NAME'range=>'0')? Ken Morrow VHDL 2 07-25-2003 11:26 PM



Advertisments