Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > UART receiver

Reply
Thread Tools

UART receiver

 
 
Konstantin Dols
Guest
Posts: n/a
 
      12-12-2004


Greetings !

I'm looking for a simple RS232 UART16550 receiver for my tiny cyclone board
for different baudrates, 8databits, 1stop&startbit and no(!) partity and
handshake stuff.

I found several free VHDL implementations in the net but compared to what
I need
they are to complicated and appear like shooting with missiles on birds



The entity might have a simple structure like this:

entity receiver is
generic( frequency : integer := 10000000; -- e.g. for 10MHz
baudrate : integer := 9600 -- e.g. for 9600bps
);

port( clk : in std_logic; -- clockspeed is 'frequency'
reset : in std_logic; -- resets the receiver
receiver : in std_logic; -- input from receive pin from RS232 connector

char_avail : out std_logic; -- indicated that a valid char has beed
received
char : out std_logic_vector(7 downto 0) -- received char, only
available for one clock
);
end receiver;

The 'reciever' values are 'active high'...

This structure gives the responsibility for catching received data in time
to the user
but surely allowes adding a FIFO.


Probably this question has been asked about 47283407239 times in this group
so please just send me a usefull link or code snippet...


Konstantin

--
Using M2, Opera's revolutionary e-mail client: http://www.opera.com/m2/
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
UART Receiver Parity Check Anson.Stuggart@gmail.com VHDL 2 05-21-2007 08:28 PM
Issues on clockless UART Shashi VHDL 3 04-22-2004 12:05 AM
Re: vhdl UART Mike Treseler VHDL 1 08-10-2003 08:45 PM
UART Implementation Anand P Paralkar VHDL 2 07-07-2003 05:53 AM



Advertisments