Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > New book: SystemVerilog Assertions Handbook

Thread Tools

New book: SystemVerilog Assertions Handbook

Posts: n/a
I am pleased to announce the release of our new book
SystemVerilog Assertions Handbook which addresses SVA Assertion-Based
Verification language along with pragmatic applications and guidelines
in the use of SystemVerilog Assertions.

For more information on the book, please read the preface / backcover

Ben Cohen
Ben Cohen Trainer, Consultant, Publisher (310) 721-4830 Removed)
* Co-Author: Now available: "SystemVerilog Assertions Handbook", ISBN
* Co-Author: Using PSL/SUGAR for Formal and Dynamic Verification 2nd
* Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn
* Component Design by Example ", 2001 isbn 0-9705394-0-1
* VHDL Coding Styles and Methodologies, 2nd Edition, 1999 isbn
* VHDL Answers to Frequently Asked Questions, 2nd Edition, isbn
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
ANN: Project VeriPage Announces New SystemVerilog Article Swapnajit Mittra VHDL 0 08-01-2005 08:18 PM
ANN: Project VeriPage Announces New Articles on SystemVerilog, PSL Swapnajit Mittra VHDL 0 06-23-2005 02:26 PM
ANN: Project VeriPage Update - New articles on SystemVerilog and PSL Swapnajit Mittra VHDL 1 05-27-2005 09:07 PM
XMYSpy Handbook -- A Really Bad Book? OldRover XML 6 05-31-2004 04:26 AM
FA: The XML Handbook Third Edition Ben Yates XML 0 02-10-2004 12:48 PM