Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Generate????

Reply
Thread Tools

Generate????

 
 
barbablu
Guest
Posts: n/a
 
      11-16-2004
Hi,
every time i try to use the FOR-GENERATE statement whit a gruop of signals i
have the error LOOP expected. Can i use this statement for repetitive code
with signals or i have to use only whit components?

Thanks.


 
Reply With Quote
 
 
 
 
Nicolas Matringe
Guest
Posts: n/a
 
      11-16-2004
barbablu a écrit:
> Hi,
> every time i try to use the FOR-GENERATE statement whit a gruop of signals i
> have the error LOOP expected. Can i use this statement for repetitive code
> with signals or i have to use only whit components?


Just don't use it inside a process.

--
____ _ __ ___
| _ \_)/ _|/ _ \ Adresse de retour invalide: retirez le -
| | | | | (_| |_| | Invalid return address: remove the -
|_| |_|_|\__|\___/

 
Reply With Quote
 
 
 
 
mike_treseler
Guest
Posts: n/a
 
      11-16-2004
You can generate using any complete process,
as a base. This includes code templates,
or instances. Maybe your error is coming
from the base process code.

Try compiling a design entity with a
single base process with constant i
first. Once this is debugged, put it inside

make_processes: for i in 1 to 8 generate
<insert debugged process using i here>
end generate make_processes;


-- Mike Treseler

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off




Advertisments