Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > mux / serdes design

Reply
Thread Tools

mux / serdes design

 
 
Leroy Tanner
Guest
Posts: n/a
 
      11-11-2004
Dear newsgroup readers,

I am currently working on a multiplexer design in VHDL. For the time being
the design should run on a Xilinx Virtex II FPGA but actually I am not
concerned about any target device later on. My question is more general.
What I want to do is multiplex four input signals into one output signal,
meaning that there are four parallel inputs that should merge into one
serial output. Therefore the output must be four times faster than the
input, right? I see problems in generating the faster clock out of the
master clock of the slower inputs, that means I HAVE TO provide the fast
clock for the serial output right away and then transform it back to the
slower to handle the input, is that right?
What's more I want to multiplex the signals byte-wise. How can that be
achieved WITHOUT wasting a great amount of registers? And how to manage the
data being transfered between the two clock domains?

Regards, Leroy


 
Reply With Quote
 
 
 
 
ALuPin
Guest
Posts: n/a
 
      11-11-2004
"Leroy Tanner" <(E-Mail Removed)> wrote in message news:<cmv38a$pps$(E-Mail Removed)-berlin.de>...
> Dear newsgroup readers,
>
> I am currently working on a multiplexer design in VHDL. For the time being
> the design should run on a Xilinx Virtex II FPGA but actually I am not
> concerned about any target device later on. My question is more general.
> What I want to do is multiplex four input signals into one output signal,
> meaning that there are four parallel inputs that should merge into one
> serial output. Therefore the output must be four times faster than the
> input, right? I see problems in generating the faster clock out of the
> master clock of the slower inputs, that means I HAVE TO provide the fast
> clock for the serial output right away and then transform it back to the
> slower to handle the input, is that right?
> What's more I want to multiplex the signals byte-wise. How can that be
> achieved WITHOUT wasting a great amount of registers? And how to manage the
> data being transfered between the two clock domains?
>
> Regards, Leroy


Hi,

you should use some FIFO structure with one write and one read clock to
pass data from one clock domain to the next.

Rgds
André
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
modified booth or mux based (Pekmestzi) multiplier transformer VHDL 1 08-02-2004 03:06 PM
Designing MUX with tri sate buffers in xilinx virtex II FPGA Oleg VHDL 4 04-06-2004 02:55 PM
Propagation delay trought a control signal "SEL" of a MUX Oleg VHDL 1 02-18-2004 07:45 PM
Best way to mux addresses salman sheikh VHDL 0 01-30-2004 09:02 PM
Which method is better ? (about mux) Fano VHDL 0 07-30-2003 12:22 PM



Advertisments