Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > [ANN] InFormal 0.1.1 Released

Reply
Thread Tools

[ANN] InFormal 0.1.1 Released

 
 
Tom Hawkins
Guest
Posts: n/a
 
      11-09-2004
Hello,

I just released InFormal 0.1.1: a new open-source assertion based
verification tool. InFormal can prove the correctness of Verilog
designs without using simulation -- otherwise known as formal
verification.

With release 0.1.1, InFormal now provides initial support for
PSL/Sugar. Currently only a small subset of PSL is supported, but
it's PSL never the less.

Though InFormal is in very early beta, it has already uncovered bugs
in real designs -- in part thanks to automatic assertions. Using
InFormal's automatic assertions, engineers can find potential design
issues without having to explicitly define PSL properties.

InFormal leverages the elaboration and synthesis technology of Icarus
Verilog with the high performance symbolic model checking engine of
NuSMV. Many thanks to the Icarus and NuSMV teams for providing their
awesome open-source technology.

For more information on InFormal, including source code and Linux
binaries, visit:

http://www.confluent.org/

Enjoy!

-Tom
 
Reply With Quote
 
 
 
 
Nicolas Matringe
Guest
Posts: n/a
 
      11-09-2004
Tom Hawkins a écrit:
> Hello,
>
> InFormal can prove the correctness of Verilog designs without using simulation


I'm sure VHDL users will be very happy to know this...

--
____ _ __ ___
| _ \_)/ _|/ _ \ Adresse de retour invalide: retirez le -
| | | | | (_| |_| | Invalid return address: remove the -
|_| |_|_|\__|\___/

 
Reply With Quote
 
 
 
 
Tom Hawkins
Guest
Posts: n/a
 
      11-09-2004
Nicolas Matringe <(E-Mail Removed)> wrote in message news:<(E-Mail Removed)>...
> Tom Hawkins a écrit:
> > Hello,
> >
> > InFormal can prove the correctness of Verilog designs without using simulation

>
> I'm sure VHDL users will be very happy to know this...


Sounds like you're volunteering! The InFormal netlist representation
is very straight forward. Simply write some code for GHDL to generate
an InFormal netlist; then you're all set: formal verification with
VHDL.

-Tom
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
8MP vs 10MP, an informal test wayne Digital Photography 11 02-28-2006 06:18 PM
tool for defining informal markup languages ? r.shimmin@gmail.com XML 1 09-14-2005 08:25 PM
Emacs CC Mode's auto-newline facility: INFORMAL SURVEY Alan Mackenzie C Programming 9 04-28-2005 05:44 AM
Emacs CC Mode's auto-newline facility: INFORMAL SURVEY Alan Mackenzie C++ 1 04-24-2005 04:42 PM
Transcender value (Informal Poll) Fred Zimmerman MCSD 7 10-08-2003 01:48 AM



Advertisments