Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > TIME borrowing in synthesis

Thread Tools

TIME borrowing in synthesis

Posts: n/a
I am seeing messages like

Time Borrowing Information
CLK pulse width 0.75
library setup time -0.11
max time borrow 0.64
actual time borrow 0.50

in Design Compiler log file...

can anyone tell me what is this time borrowing ..

Reply With Quote
Tom Verbeure
Posts: n/a

Time borrowing is a concept that is used in latch based pipelines in
which you typically have 2 stages of combinatorial surrounded by
latches. If the first combinational piece of logic has a much longer
delay than the second one, you can borrow some of the time of the
second part to the first part. A somewhat more comprehensive
explanatation can be found here:

Search for 'borrowing'...
We have used this technique in FF based design where we captured the
output of a RAM that was too slow to finished in a clock cycle and then
registered it with FF's in a later stage. The use of latches in
standard FF based design kills regular scan-based testing, so these
technique should be used with great care!

Since these latches aren't used a lot these day, my guess is that you
unintentionally added latches to your design and this resulted in the
warning above. If this is the case, just remove them and the warning
will be gone.


Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Borrowing a PC? Put Linux on it, via a USB drive Au79 Computer Support 0 08-01-2006 05:53 AM
Making C better (by borrowing from C++) C Programming 86 02-28-2005 07:04 AM
Borrowing someone else's XP disc - some questions Gary Glencross Computer Information 4 03-05-2004 03:48 AM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed... walala VHDL 4 09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes walala VHDL 4 09-08-2003 01:51 PM