Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > doubt regarding port mapping

Reply
Thread Tools

doubt regarding port mapping

 
 
tulip
Guest
Posts: n/a
 
      10-29-2004
My code is

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity mod_exp is
Port ( T : in std_logic_vector(7 downto 0);
E : in std_logic_vector(7 downto 0);
M0 : in std_logic_vector(7 downto 0);
P,G1,G2 : buffer std_logic_vector(7 downto 0);
Gout : buffer std_logic_vector(7 downto 0)
);
end mod_exp;

architecture structural of mod_exp is

component str
port(A : in std_logic_vector(7 downto 0);
B : in std_logic_vector(7 downto 0);
M : in std_logic_vector(7 downto 0);
R : buffer std_logic_vector(7 downto 0)
);
end component;
signal C,one:std_logic_vector(7 downto 0);
begin
C<='00000100'; one<='00000001';
r0:str port map(C,T,M0,P); --line 1
r1:str port map(C,one,M0,G1); --line 2
r2:str port map(G1,G1,M0,Gout); --line 3

end structural;

IN THE ABOVE CODE, I GOT THE OUTPUTS P AND G1 IN LINE 1 AND LINE 2. BUT I
AM NOT GETTING THE OUTPUT Gout IN LINE 3. I AM GETTING 0XXXXXXX AS OUTPUT
FOR Gout. CAN ANYONE SUGGEST THE SOLUTION.



 
Reply With Quote
 
 
 
 
rickman
Guest
Posts: n/a
 
      10-29-2004
tulip wrote:
>
> My code is
>
> library IEEE;
> use IEEE.STD_LOGIC_1164.ALL;
> use IEEE.STD_LOGIC_ARITH.ALL;
> use IEEE.STD_LOGIC_UNSIGNED.ALL;
>
> entity mod_exp is
> Port ( T : in std_logic_vector(7 downto 0);
> E : in std_logic_vector(7 downto 0);
> M0 : in std_logic_vector(7 downto 0);
> P,G1,G2 : buffer std_logic_vector(7 downto 0);
> Gout : buffer std_logic_vector(7 downto 0)
> );
> end mod_exp;
>
> architecture structural of mod_exp is
>
> component str
> port(A : in std_logic_vector(7 downto 0);
> B : in std_logic_vector(7 downto 0);
> M : in std_logic_vector(7 downto 0);
> R : buffer std_logic_vector(7 downto 0)
> );
> end component;
> signal C,one:std_logic_vector(7 downto 0);
> begin
> C<='00000100'; one<='00000001';
> r0:str port map(C,T,M0,P); --line 1
> r1:str port map(C,one,M0,G1); --line 2
> r2:str port map(G1,G1,M0,Gout); --line 3
>
> end structural;
>
> IN THE ABOVE CODE, I GOT THE OUTPUTS P AND G1 IN LINE 1 AND LINE 2. BUT I
> AM NOT GETTING THE OUTPUT Gout IN LINE 3. I AM GETTING 0XXXXXXX AS OUTPUT
> FOR Gout. CAN ANYONE SUGGEST THE SOLUTION.


You don't say what the values of G1 or T are. You also did not provide
the code for the str module. What does str do?

While we are at it, I don't see where E is used and I don't see where G2
is assigned a value.

--

Rick "rickman" Collins

http://www.velocityreviews.com/forums/(E-Mail Removed)
Ignore the reply address. To email me use the above address with the XY
removed.

Arius - A Signal Processing Solutions Company
Specializing in DSP and FPGA design URL http://www.arius.com
4 King Ave 301-682-7772 Voice
Frederick, MD 21701-3110 301-682-7666 FAX
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
dotnet doubt can any body clarify my doubt challa462@gmail.com ASP .Net 0 08-22-2012 06:02 AM
doubt about doubt Bob Nelson C Programming 11 07-30-2006 08:17 PM
[noob]Doubt regarding Interfaces mmu2643@gmail.com Java 7 11-08-2005 07:55 PM
doubt regarding mcsa messaging and mcse security =?Utf-8?B?VGFuZ28=?= MCSE 1 09-04-2005 08:20 PM
Doubt regarding Java to Dot NET conversion ramil ASP .Net 1 07-27-2005 03:12 PM



Advertisments