Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Problem simulating Xilinx CoreGenerator Cores with ModelSim SE 5.8C.

 
Thread Tools Search this Thread
Old 10-22-2004, 06:56 PM   #1
Default Problem simulating Xilinx CoreGenerator Cores with ModelSim SE 5.8C.


Hi.

I'm having issues simulating my design that uses a Xilinx
CoreGenerator core. I imported the XilinxCoreLib directory, but
ModelSim doesn't recognize the files as a library. Does anyone know if
Xilinx provides a pre-compiled ModelSim library similar to those for
unisim and simprim? Or, has anyone successfully simulated a Xilinx
Core in VHDL, for example a fifo?

Thanks,

Jeremy


Jeremy Webb
  Reply With Quote
Old 10-23-2004, 01:53 AM   #2
jtw
 
Posts: n/a
Default Re: Problem simulating Xilinx CoreGenerator Cores with ModelSim SE 5.8C.
Yes, Xilinx has a simulation library for CoreGen. The quickest way to get
the correct answer would be to look on their web site. (I am at home and
don't have quick access to the directory structure to tell you where to find
what.) Actually, since it seems you've done the same thing with unisim
and/or simprim, you should be able to find the source very quickly. Yhey
are all in the same area; they all use the same command/script--just
different arguments for the compile.

Jason
"Jeremy Webb" <> wrote in message
news: om...
> Hi.
>
> I'm having issues simulating my design that uses a Xilinx
> CoreGenerator core. I imported the XilinxCoreLib directory, but
> ModelSim doesn't recognize the files as a library. Does anyone know if
> Xilinx provides a pre-compiled ModelSim library similar to those for
> unisim and simprim? Or, has anyone successfully simulated a Xilinx
> Core in VHDL, for example a fifo?
>
> Thanks,
>
> Jeremy





jtw
  Reply With Quote
Old 10-23-2004, 02:56 AM   #3
Jeremy Webb
 
Posts: n/a
Default Re: Problem simulating Xilinx CoreGenerator Cores with ModelSim SE 5.8C.
(Jeremy Webb) wrote in message news:<. com>...
> Hi.
>
> I'm having issues simulating my design that uses a Xilinx
> CoreGenerator core. I imported the XilinxCoreLib directory, but
> ModelSim doesn't recognize the files as a library. Does anyone know if
> Xilinx provides a pre-compiled ModelSim library similar to those for
> unisim and simprim? Or, has anyone successfully simulated a Xilinx
> Core in VHDL, for example a fifo?
>
> Thanks,
>
> Jeremy


Hi.

Nevermind. I figured it out. To be able to use the Xilinx Core's in
ModelSim SE/PE you have to compile the XilinxCoreLib directory using
COMPXLIB either from the command line or within ISE Project Navigator.
The end result is a new directory with library information that
ModelSim SE/PE can interpret. Once I did this, I was able to simulate
all of my Xilinx cores correctly.

Thanks,

Jeremy


Jeremy Webb
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Dial Up Problem smackedass A+ Certification 3 02-02-2007 11:59 PM
Re: storage problem SilverSurfer A+ Certification 6 06-09-2005 07:58 PM
Re: Virus Problem ** Help!** David BlandIII A+ Certification 1 03-02-2004 06:00 PM
Re: Serious Computer Problem hootnholler A+ Certification 1 11-24-2003 12:18 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46