Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > synthesis report

Reply
Thread Tools

synthesis report

 
 
ricky
Guest
Posts: n/a
 
      10-21-2004
Hi,

I would like to know the meaning of the synthesis tool message.



+---------------------------------------------------------------------------
----+
| design_A
|

|---------------------------------------------------------------------------
------|
| Cell area | Total area | Late slack | Early slack

|----------------+-----------------+----------------+-----------------------
----|
| 10075.77 | 10075.77 | 5.5432 | 0.6868
|

+---------------------------------------------------------------------------
-----+


What is the difference between early slack and late slack.


Thanks in advance.
ricky


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Using REPORT statement during synthesis xipn VHDL 5 10-27-2006 08:16 AM
Crysatl report load report failed Meheraj shaik via .NET 247 ASP .Net 1 06-07-2005 08:29 AM
Setting a Range Parameter in a crystal report and streaming resulting report as a pdf James Wallace ASP .Net 0 10-17-2003 04:42 PM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed... walala VHDL 4 09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes walala VHDL 4 09-08-2003 01:51 PM



Advertisments