Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Negative setup and Negative hold

Reply
Thread Tools

Negative setup and Negative hold

 
 
prem_eda
Guest
Posts: n/a
 
      10-11-2004
What is the practical implication of negative setup and negative hold?
How do simulators handle negative timing checks?

 
Reply With Quote
 
 
 
 
Pieter Hulshoff
Guest
Posts: n/a
 
      10-11-2004
prem_eda wrote:

> What is the practical implication of negative setup and negative hold?
> How do simulators handle negative timing checks?


Setup and hold together just define the time during which the input signal
should not change in order to get a stable output. Having either a negative
setup or a negative hold (both at the same time is very unlikely just
places that stable period before (negative hold) or after (negative setup)
the clock edge i.s.o. around it. I see no reason why a simulator would have
any problems with this.

Regards,

Pieter Hulshoff

 
Reply With Quote
 
 
 
 
prem_eda
Guest
Posts: n/a
 
      10-11-2004
Whenever we perform Timing simulation, the SDF file contains Timing check
tasks (For example $setuphold) constructs which has some negative
values.Normally, the simulator has a negative timing constraint algorithm
to handle the -ve values in the timing check tasks and in some cases I see
that being rounded off to zero.
So,any one you guys have faced this? Why is the simulator doin this?


 
Reply With Quote
 
Pieter Hulshoff
Guest
Posts: n/a
 
      10-11-2004
prem_eda wrote:
> Whenever we perform Timing simulation, the SDF file contains Timing check
> tasks (For example $setuphold) constructs which has some negative
> values.Normally, the simulator has a negative timing constraint algorithm
> to handle the -ve values in the timing check tasks and in some cases I see
> that being rounded off to zero.
> So,any one you guys have faced this? Why is the simulator doin this?


Hmm, a tad more information would be nice.
1. Which simulator are you running?
2. How much is th negative timing constraint?
3. What is your simulation resolution?

One reason I could think of is that the negative timing constraint is
smaller than your simulation resolution, but perhaps other reasons may pop
up if you can give a few more specifics. You say 'in some cases'; I presume
that means that sometimes it's handled correctly?

Regards,

Pieter Hulshoff

 
Reply With Quote
 
prem_eda
Guest
Posts: n/a
 
      10-11-2004
I am using Modelsim SE version 5.8c on Windows 2000 platform.The simulator
resolution is in ns and the SDF file has a a ps resolution.I do not have
the SDF file with me But I can just quote an example which is something
like this.
$setuphold( posedge s1clk, negedge wr_en1, 180, -74,
notifier,,,ds1clk,dd);





 
Reply With Quote
 
Pieter Hulshoff
Guest
Posts: n/a
 
      10-11-2004
prem_eda wrote:
> I am using Modelsim SE version 5.8c on Windows 2000 platform.The simulator
> resolution is in ns and the SDF file has a a ps resolution.I do not have
> the SDF file with me But I can just quote an example which is something
> like this.
> $setuphold( posedge s1clk, negedge wr_en1, 180, -74,
> notifier,,,ds1clk,dd);


Are you sure your simulator uses a resolution of 1 ns? If it is, then any
time setting will be chopped down to a number x 1 ns, e.g. 3.9 ns => 3 ns,
1.1 ns => 1 ns, 150 ps => 0 ns. You might want to see what results you get
if you set your simulation resolution to 10 ps or 1 ps.

Regards,

Pieter Hulshoff

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
D flip flop setup and hold timings. luvdhams23 VHDL 0 06-03-2010 03:34 PM
I2C "READ" Setup/Hold Requirement markus_1401@yahoo.com VHDL 0 11-21-2006 10:58 PM
why "setup-time and hold-time"? maazbecin VHDL 0 07-24-2006 06:59 AM
Setup and Hold Times ed VHDL 1 12-09-2004 12:00 AM
setup vs. clock-to-output time vs. hold time Bochumfrau@gmx.de VHDL 7 05-17-2004 08:01 AM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57