Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Enabling clock generation

Reply
Thread Tools

Enabling clock generation

 
 
ALuPin
Guest
Posts: n/a
 
      09-30-2004
Hi,

I have a PLL in my design. This PLL generates two clocks which are
used in my design.
Now I want to cut these clocks from the design and generate my own
clocks for simulation.
The testclocks 'l_sdram_clk' and 'l_sdram_clk_90' are going to run
when the PLL is locked so that I use the 'l_pll_locked' signal to
enable the generation of the clocks.
I try that by using GENERATE. But the simulation shows that
'l_sdram_clk' and 'l_sdram_clk_90' remain undefined.

How can I solve that problem ?

I would appreciate your help.

Rgds
André


Here's the code:

architecture xy of zx is

....
signal l_pll_locked : std_logic;
-- This signal comes out of the PLL, it gets '1' in the simulation

test_1: if (l_pll_locked='1') generate
process
begin
l_sdram_clk <= '1'; wait for 3.75 ns;
l_sdram_clk <= '0'; wait for 3.75 ns;
end process;
end generate;

test_2: if (l_pll_locked='1') generate
process
begin
l_sdram_clk_90 <= '1'; wait for 1.875 ns;
l_sdram_clk_90 <= '0'; wait for 3.75 ns;
l_sdram_clk_90 <= '1'; wait for 1.875 ns;
end process;
end generate;

....
end architecture xy;
 
Reply With Quote
 
 
 
 
Nicolas Matringe
Guest
Posts: n/a
 
      09-30-2004
ALuPin a écrit:
> Hi,
>
> I have a PLL in my design. This PLL generates two clocks which are
> used in my design.
> Now I want to cut these clocks from the design and generate my own
> clocks for simulation.
> The testclocks 'l_sdram_clk' and 'l_sdram_clk_90' are going to run
> when the PLL is locked so that I use the 'l_pll_locked' signal to
> enable the generation of the clocks.
> I try that by using GENERATE. But the simulation shows that
> 'l_sdram_clk' and 'l_sdram_clk_90' remain undefined.


generate allows to instantiate different components or pieces of code
depending on a generic or constant parameter. It is evaluated at
elaboration time, not during run time so you can't use it for what you
want to do.

--
____ _ __ ___
| _ \_)/ _|/ _ \ Adresse de retour invalide: retirez le -
| | | | | (_| |_| | Invalid return address: remove the -
|_| |_|_|\__|\___/

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
clock generation by divide and reset J.Ram VHDL 2 02-06-2009 09:03 PM
Generation of 4.096MHz clock from 7.680MHz clock pankaj.goel VHDL 6 11-25-2008 11:51 AM
serial clock generation vu VHDL 2 08-27-2006 04:25 PM
HTML Generation (Next Generation CGI) John W. Long Ruby 4 11-24-2003 04:24 AM
Are clock and divided clock synchronous? Valentin Tihomirov VHDL 11 10-28-2003 01:18 PM



Advertisments