synthesis

rajan

Guest

Posts: n/a

09-14-2004

Hi,

I have another question, I want to put the constraint of 3 ns for the setup
time. Is the following a right way to do?

>>> set_input_delay -clock clk_ideal_one 3.0 [find -ports -input -no_clocks
clk_in] <<<

What does this command do during synthesis.

Looking forward to hear from the experts.

Thanks in advance.

Thread Tools
Show Printable Version Email this Page

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are Off Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed...	walala	VHDL	4	09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes	walala	VHDL	4	09-08-2003 01:51 PM
Slow Synthesis	Jeremy Pyle	VHDL	5	07-23-2003 04:25 AM
std_logic_vector port doesn't work after synthesis.	Mike	VHDL	3	07-09-2003 09:10 PM
Synthesis of STD_LOGIC	Christopher Bunk	VHDL	2	07-04-2003 07:08 AM