«

Do any of the standard (free) tools for the Xilinx compilers have a
preprocessor?
Is this common at all with VHDL compilers.
In particular, I want to share code among several designs.
For each design I would like to conditionally compile certain portions.
Any ideas?

Thanks,

Adam

The Weiss Family wrote:

> For each design I would like to conditionally compile certain portions.

http://groups.google.com/groups?q=vh...essors+Matusov

--Mike Treseler

"Mike Treseler" <> wrote in message
news:...
> The Weiss Family wrote:
>
> > For each design I would like to conditionally compile certain portions.
>
> http://groups.google.com/groups?q=vh...essors+Matusov
>
> --Mike Treseler

Thanks for the link. I was unaware that you could use an "if" statement
outside of a process.
This will greatly help.

Thanks again!

Adam