Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Xilinx FPGA routing question

Reply
Thread Tools

Xilinx FPGA routing question

 
 
Heliboy
Guest
Posts: n/a
 
      07-06-2004
Folks,

I have this question for a long time, just could not get an answer.

Assume we have a design consisting of several blocks and some of those
blocks are hinhly regular (for example, a datapath). When we do P&R,
does the tool take the advantage of this regularity and place those
datapath element in series? Or it just does P&R globally without
looking at the local regularity?

The reason I am asking this is that we have a design with blocks which
are regular inside. But after P&R, the LUT utilization increases
dramatically, it seems it uses lots LUT for routing which isn't
expected just by looking at the regularity of the blocks.

Thanks.
 
Reply With Quote
 
 
 
 
Kelvin
Guest
Posts: n/a
 
      07-06-2004
You may try to do some manual floor planning then let the router do the
rest...

Don't expect the machine to understand everything you know...


Kelvin







"Heliboy" <> wrote in message
news: om...
> Folks,
>
> I have this question for a long time, just could not get an answer.
>
> Assume we have a design consisting of several blocks and some of those
> blocks are hinhly regular (for example, a datapath). When we do P&R,
> does the tool take the advantage of this regularity and place those
> datapath element in series? Or it just does P&R globally without
> looking at the local regularity?
>
> The reason I am asking this is that we have a design with blocks which
> are regular inside. But after P&R, the LUT utilization increases
> dramatically, it seems it uses lots LUT for routing which isn't
> expected just by looking at the regularity of the blocks.
>
> Thanks.



 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
asynchronous counter an Xilinx FPGA for a newbie Georges Konstantinidis VHDL 12 08-04-2006 04:42 AM
Designing MUX with tri sate buffers in xilinx virtex II FPGA Oleg VHDL 4 04-06-2004 02:55 PM
Altium DXP VHDL for designing Xilinx FPGA Dieter Keldenich VHDL 0 10-18-2003 07:05 PM
XILINX FPGA project Davo VHDL 0 08-13-2003 03:32 PM
Xilinx FPGA protoboard < $200 Mark Riegert VHDL 1 07-30-2003 04:01 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57