![]() |
|
|
|
#1 |
|
I am Paolo Santinelli, I am a teacher, I have a laboratory course on
computer architecture and FPGA at the University of Modena and Reggio Emilia, Italy. I am looking for a USB vhdl synthesizable model to use in my course. Should you gave me some helps ? Thanks in advance. Paolo Santinelli. Paolo Santinelli |
|
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Phase locked loop VHDL code | mreddy.a | Hardware | 0 | 09-16-2007 09:43 AM |
| VHDL code for SPI Master | shah_satish2002 | Hardware | 2 | 07-22-2007 08:12 PM |
| Writing Register code in vhdl | amirster | Hardware | 2 | 06-11-2007 03:22 PM |
| vhdl code | amirster | Hardware | 0 | 05-10-2007 07:28 AM |
| VHDL code of odd parity checker | shakeelsultan | Hardware | 0 | 10-27-2006 06:27 PM |