Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Inversion of signals on synthesis

Thread Tools

Inversion of signals on synthesis

Posts: n/a
Dear Sir or Madam,

I have some phenomenon I do not know when synthesizing my VHDL
description for my
SRAM controller:

The .vho-file from Quartus is used for a timing simulation. When I
have a look at internal signals
of my controller like 'l_oe_bar', 'l_cs_bar','l_we_bar'
I see in timing simulation with Modelsim that they are right inverted
to my description, for example are
they resetted to '0' and not to my declared '1' in the VHDL

The outputs of my controller are concurrently assigned like that:

OE_bar <= l_oe_bar;
CS_bar <= l_cs_bar;
WE_bar <= l_we_bar;

And yet they are inverted to the local signals.

I do not know why there seems to be a double inversion. What does
QuartusII do?

I would appreciate your help.

Kind regards
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Matrix inversion algorithm examples Robert M. Gary Java 11 10-29-2008 11:11 AM
How to acces to post-synthesis internal signals? B3nd3r VHDL 1 04-10-2008 08:21 PM
Starting using Inversion of Control Java 0 12-22-2004 10:25 AM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed... walala VHDL 4 09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes walala VHDL 4 09-08-2003 01:51 PM