|
|
|
|
05-16-2004, 11:38 PM
|
#1 |
Finding maximum clock rate
Hi,
I am new to Xilinx ISE and I am wondering how to determine the maximum delay, the maximum allowable clock rate for a design. Is there also a way to determine what is causing this maximum delay? Steve Stephen Coe |
|
|
 |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Post-Route Simulation does not give output for the first clock cycle Options | velocityreviews | Software | 0 | 04-17-2007 05:47 PM |
| Creating the maximum number of menus and maximum number of stills | rossco | DVD Video | 2 | 11-24-2005 09:33 PM |
| New Releases: Revelations, The Librarian & My Left Foot: Updated complete downloadable R1 DVD DB & Info lists | Doug MacLean | DVD Video | 0 | 05-17-2005 06:57 AM |
| Hollywood Detective - The Buried Clock | David Marsh | DVD Video | 1 | 09-27-2004 11:26 PM |
| Re: maximum cable lengths | Graham Chapman | A+ Certification | 0 | 04-14-2004 03:27 PM |
