Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > HDLScore Code coverage FSM extraction

Reply
Thread Tools

HDLScore Code coverage FSM extraction

 
 
Tony Smith
Guest
Posts: n/a
 
      04-28-2004
Hi,

I am mucking about with the HDLScore code coverage tool (through
Cadence).
I am attempting FSM extraction but am having problems with the 'conv'
functions in the RTL.
I set_fsm_attribute correctly, then extract_fsm successfully.
However, my scripts fail due to 'conv_integer' and
'conv_std_logic_vector' in the RTL.

has anyone had this problem? or any ideas to solve it?

Thanks in advance,
Tony
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Coverage checker: Coverage.py or pycover or ? python@bdurham.com Python 0 05-25-2008 01:20 PM
Code coverage & Functional coverage tutorials Raj VHDL 4 02-21-2008 12:32 PM
coverage.py: "Statement coverage is the weakest measure of code coverage" Ben Finney Python 7 10-30-2007 01:43 PM
FSM State transition coverage hari_krishna VHDL 0 08-22-2006 09:00 PM
source code analysis/code coverage tool experience bill turner Java 2 07-19-2005 03:02 PM



Advertisments