Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Issues on Shift Register in a Clockless UART

Reply
Thread Tools

Issues on Shift Register in a Clockless UART

 
 
Shashi
Guest
Posts: n/a
 
      04-20-2004
Hi,
I'm doing a project in clockless uart..as u know that the primary
function of uart is parallel to serial conversion while transmitting
and serial to paralel conversion while receiving..I was wondering if
someone could tell me as how can i do a parallel to serial conversion
and vice versa without using a clock.

Thank You
SHASHI
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
"Clockless" computing Harold Aptroot VHDL 1 04-07-2011 08:50 AM
is it possible to have a clockless design synthesizeable? niyander VHDL 2 08-03-2010 03:47 PM
Issues on clockless UART Shashi VHDL 3 04-22-2004 12:05 AM
Shift - byte[] buf shift Roberto Gallo Java 3 01-27-2004 04:26 PM
left shift then right shift an unsigned int Wenjie C++ 3 07-11-2003 08:22 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57