Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Modelsim - forcing signals to 'Z'

 
Thread Tools Search this Thread
Old 02-27-2004, 08:45 PM   #1
Default Modelsim - forcing signals to 'Z'


Hi,

I've got a simple problem with Modelsim.
The relevant connections of my system look like that:


------------ ------------
| | | |
| | | |
| A-----+----B |
| | | | |
| Module1 | | | Module2 |
| | | | |
------------ | ------------
|
input to Module3


A and B are declared as inout in Module1 and Module2 (it's a GPIO
pin).

Both Module1 and Module2 can drive the pin.
I can't change the code of Module2 and I can't tell it to stop driving
the pin (it drives it to '0').
But I want the pin to be driven only by Module1, so Module3 can see
the value driven by Module1.

What I tried is forcing (-freeze) signal B to 'Z', but it seems not to
work.
Any ideas why?
Can I do something else?

Thanks,
DonQ


DonQ
  Reply With Quote
Old 02-28-2004, 02:48 AM   #2
Chuck Gales
 
Posts: n/a
Default Re: Modelsim - forcing signals to 'Z'
On Fri, 27 Feb 2004 12:45:30 -0800, DonQ wrote:

> Hi,
>
> I've got a simple problem with Modelsim. The relevant connections of my
> system look like that:
>
>
> ------------ ------------
> | | | |
> | | | |
> | A-----+----B |
> | | | | |
> | Module1 | | | Module2 |
> | | | | |
> ------------ | ------------
> |
> input to Module3
>
>
> A and B are declared as inout in Module1 and Module2 (it's a GPIO pin).
>
> Both Module1 and Module2 can drive the pin. I can't change the code of
> Module2 and I can't tell it to stop driving the pin (it drives it to '0').
> But I want the pin to be driven only by Module1, so Module3 can see the
> value driven by Module1.
>
> What I tried is forcing (-freeze) signal B to 'Z', but it seems not to
> work.
> Any ideas why?
> Can I do something else?
>
> Thanks,
> DonQ

Why don't you OR the signals from Module1 and Module2 to the input of
Module3?? If Module2 is always 0, then Module3 will see only the value of
the signal from Module1??

Chuck


Chuck Gales
  Reply With Quote
Old 02-28-2004, 11:33 AM   #3
Amontec Team, Laurent Gauch
 
Posts: n/a
Default Re: Modelsim - forcing signals to 'Z'
DonQ wrote:
> Hi,
>
> I've got a simple problem with Modelsim.
> The relevant connections of my system look like that:
>
>
> ------------ ------------
> | | | |
> | | | |
> | A-----+----B |
> | | | | |
> | Module1 | | | Module2 |
> | | | | |
> ------------ | ------------
> |
> input to Module3
>
>
> A and B are declared as inout in Module1 and Module2 (it's a GPIO
> pin).
>
> Both Module1 and Module2 can drive the pin.
> I can't change the code of Module2 and I can't tell it to stop driving
> the pin (it drives it to '0').
> But I want the pin to be driven only by Module1, so Module3 can see
> the value driven by Module1.
>
> What I tried is forcing (-freeze) signal B to 'Z', but it seems not to
> work.
> Any ideas why?
> Can I do something else?
>
> Thanks,
> DonQ


This is your JOB to fix A or B to 'Z, not Modelsim JOB.
But your modules need to know when there are output or tristate. You
have to do a control with an 'output enable' or other control
signal(chip select + read signal), like

-- example: A and B are 8-bit vector
A <= "00110011" WHEN (A_OE = '1') ELSE (OTHERS => 'Z');
B <= "11001100" WHEN (B_OE = '1') ELSE (OTHERS => 'Z');
-- works if B_OE <= not(A_OE);

Just try.

Laurent
www.amontec.com



Amontec Team, Laurent Gauch
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error in Modelsim 6.0a boitsas Software 1 10-26-2009 05:36 AM
simprim problems on modelsim saiyijinprince Hardware 2 04-05-2007 02:24 PM
VHDL assign multiple concatenated signals veevee1 VHDL 0 03-07-2007 11:26 AM
SCSI Long Cables, High Voltage Differential Signals and Data Skew? Will Hay A+ Certification 1 03-04-2004 06:44 PM
SCSI Long Cables, High Voltage Differential Signals and Data Skew? Will Hay A+ Certification 0 03-04-2004 06:29 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46