Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > DPRAM design issue

Reply
Thread Tools

DPRAM design issue

 
 
ian
Guest
Posts: n/a
 
      02-26-2004
hi, Folks,
I have a dual port RAM with the same width at both side, which is
32bit. However, the data in at A side is only 16 bit wide. So in order
to pass the data in and fill the RAM entry, i need to use some wrapper
logic (mux?) to pass data in to fill the upper and lower 16 bits in
one address of the DRAM in two consequtive clock cycles. Therefore as
issue of testablity arises, since the mux logic is not insertable in
terms of scan flops. also I have to introduce a clock cycle latency
into the A side to fill up the 32 bit entry. Are there any nice
tricks to avoid both of the problems? (of course without changing the
DPRAM.)
Thanks in advance

Ian
 
Reply With Quote
 
 
 
 
Peter Alfke
Guest
Posts: n/a
 
      02-26-2004
The easiest trick would be to use the Xilinx BlockRAM, where that whole
problem is solved for you.
Sorry for the commercial, but you gave no restrictions in RAM size....
Peter Alfke

ian wrote:
>
> hi, Folks,
> I have a dual port RAM with the same width at both side, which is
> 32bit. However, the data in at A side is only 16 bit wide. So in order
> to pass the data in and fill the RAM entry, i need to use some wrapper
> logic (mux?) to pass data in to fill the upper and lower 16 bits in
> one address of the DRAM in two consequtive clock cycles. Therefore as
> issue of testablity arises, since the mux logic is not insertable in
> terms of scan flops. also I have to introduce a clock cycle latency
> into the A side to fill up the 32 bit entry. Are there any nice
> tricks to avoid both of the problems? (of course without changing the
> DPRAM.)
> Thanks in advance
>
> Ian

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: pre-initialized dpram functional simulation Serkan VHDL 0 06-27-2009 09:30 PM
pre-initialized dpram functional simulation Serkan VHDL 9 06-26-2009 04:58 PM
2nd. CFP - Journal of Systems Architecture - Embedded Software Design(Elsevier) - Special Issue on HARDWARE/SOFTWARE CO-DESIGN Juan A. Gomez-Pulido VHDL 0 05-24-2009 03:14 PM
DPRAM in VHDL with different bus width reto.knaak@agie.ch VHDL 4 01-12-2006 08:58 AM
DPRAM issue ian VHDL 1 02-27-2004 07:55 AM



Advertisments