Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - type error resolving infix expression -- ERROR

 
Thread Tools Search this Thread
Old 02-26-2004, 09:24 AM   #1
Default type error resolving infix expression -- ERROR


hi friends,

i have one type of signal that contains 64 values, each value of type
integer range -128 to 128. signal named as ifftre.

subtype addr is integer range 0 to 63.
type samp of array(addr) is integer range -128 to 128.
signal ifftre : samp;
subtype addr1 is integer range 0 to 79;
type samp1 of array(addr1) is integer range -128 to 128
signal cp : samp1;

i got on output over that signal. then i want to get an another output
of last 16 values with that of 64 values, total of 80 values i get and
store it in another signal.
for that i concatenate both values of same signal type

cp <= ifftre(48 to 63) & ifftre ;

and after i compile it

i found one Error, in vhdl Modelsim 5.5 SE
Error obtained as given below

Type Error resolving infix expression -- at the coding where cp
assigned.

pls give some suggestion over that..
expecting ur reply.


senthil
  Reply With Quote
Old 02-27-2004, 10:40 AM   #2
Egbert Molenkamp
 
Posts: n/a
Default Re: type error resolving infix expression -- ERROR

"senthil" <> wrote in message
news: om...
> hi friends,
>
> i have one type of signal that contains 64 values, each value of type
> integer range -128 to 128. signal named as ifftre.
>
> subtype addr is integer range 0 to 63.
> type samp of array(addr) is integer range -128 to 128.
> signal ifftre : samp;
> subtype addr1 is integer range 0 to 79;
> type samp1 of array(addr1) is integer range -128 to 128
> signal cp : samp1;
>
> i got on output over that signal. then i want to get an another output
> of last 16 values with that of 64 values, total of 80 values i get and
> store it in another signal.
> for that i concatenate both values of same signal type
>
> cp <= ifftre(48 to 63) & ifftre ;


Remember that VHDL is a strongly type language. The type of cp is
not the same as that of ifftre.
Consider using an unconstrained array like:
type samp is array(natural range <>) of integer range -128 to 128;
signal ifftre : samp(0 to 63);
signal cp : samp(0 to 79);

cp <= ifftre(48 to 63) & ifftre ;

Egbert Molenkamp




Egbert Molenkamp
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: expected constructor, destructor or type conversion before '(' token suse Software 0 03-09-2009 03:25 AM
Eclipse - Axis2 - Java Webservices Error amanjsingh Software 1 10-09-2007 09:03 AM
Need help on Modelsim VHDL syntax? ASAP:) kaji General Help Related Topics 0 03-14-2007 10:43 PM
Need help on a Modelsim VHDL Syntax? ASAP:) kaji Software 0 03-14-2007 10:43 PM
Need Help on a Modelsim VHDL Syntax....ASAP:) kaji Hardware 0 03-14-2007 10:41 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46