Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Are generics and ports static names?

Reply
Thread Tools

Are generics and ports static names?

 
 
David Jones
Guest
Posts: n/a
 
      02-20-2004
LRM 4.3.2.2, p. 63, line 508:

"Each association element that associates a slice or subelement (or slice
thereof) of an interface object must identify the formal with a locally
static name."

LRM 6.1, p. 84, line 46:

"a name is said to be a locally static name if and only if one of the
following conditions hold:

The name is a simple name ... that is not an alias and that does not denote
.... an object ...
"

LRM 4.3, p. 53, lines 94-100:

"An object is one of the following:

....

A formal port
....
A local port
"

With these definitions, how is the following legal:

U1: FOO port map(BAR(3) => BAZ);

BAR is an object, therefore not a locally static name.

Did the LRM really mean to say that the slice/index expression must be
a locally static expression? That makes sense.

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
generics depending on generics Soul VHDL 0 02-02-2009 09:14 AM
multiD-vhdl: Multi Dimensional Arrays (allowing generics on each dimension) for VHDL (including ports) albert.neu@gmail.com VHDL 2 03-21-2006 04:05 PM
Recommendations Please for a PCI card w/ two USB 2 Ports and FireWaire Ports Mike Digital Photography 27 02-26-2006 12:54 AM
Can't convert a generics list of objects into a generics list ofinterfaces Juergen Berchtel Java 1 05-20-2005 02:07 PM
Are generics and ports static names? Mike Treseler VHDL 0 07-14-2004 07:13 PM



Advertisments