Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Barrel shifter compilation in QuartusII

Reply
Thread Tools

Barrel shifter compilation in QuartusII

 
 
ALuPin
Guest
Posts: n/a
 
      02-20-2004
Hi,

I tried to compile the code presented some days ago in this newsgroup.
I use Altera QuartusII v3.0 SP2

and got the following warning:

Warning: VHDL Subtype or Type Declaration warning at
numeric_std.vhd(87:
subtype or type has null range Switching left and right bound of
range.

Was does that mean?


Apart from that I get the Info
"No valid register-to-register paths exist for clock Clk"

What does go wrong with timing calculation?

Rgds


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity barrelshifter is
port( Quantity : in unsigned(31 downto 0);
Amount : in unsigned(4 downto 0);
Reset : in std_logic;
Clk : in std_logic;
Output : out std_logic_vector(31 downto 0)
);
end barrelshifter;

architecture ro_lft of barrelshifter is
signal rotated : std_logic_vector(31 downto 0);
signal rotate_by : unsigned(4 downto 0);

begin
rotate_by <= Amount;

process (Clk)
begin
if Reset='1' then
rotated <= (others => '0');
elsif clk = '1' and clk'event then
rotated <= std_logic_vector(shift_right(quantity,to_integer(u nsigned(rotate_by))));
end if;
end process;

Output <= rotated;

end ro_lft;
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
barrel shifter 2 Hendrik Greving VHDL 4 12-09-2005 09:34 AM
barrel shifter Hendrik Greving VHDL 0 12-05-2005 02:38 PM
barrel shifter Hendrik Greving VHDL 0 12-05-2005 02:37 PM
barrel shifter Hendrik Greving VHDL 1 09-13-2005 03:28 PM
Barrel shifter ALuPin VHDL 1 02-18-2004 09:54 AM



Advertisments