Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Configurable Entity Statement

 
Thread Tools Search this Thread
Old 02-14-2004, 10:51 PM   #1
Default Configurable Entity Statement


Hi,
I have an design that for a number of reasons has a top level architecture
that really needs a confurable entity statement to configure the input and
output ports dependant upon product type.

As this is the top level entity I cant very well use generates in the
instantiation of the entity as a component in a higher layer.

I also cannot wrap the top layer easily in a another layer for a number of
reasons.

Any help appreciated.

Cheers,
Chris




rAinStorms
  Reply With Quote
Old 02-16-2004, 10:31 AM   #2
Jonathan Bromley
 
Posts: n/a
Default Re: Configurable Entity Statement
"rAinStorms" <> wrote in message
news:XJxXb.44491$...

> I have an design that for a number of reasons has a top level architecture
> that really needs a confurable entity statement to configure the input and
> output ports dependant upon product type.
>
> As this is the top level entity I cant very well use generates in the
> instantiation of the entity as a component in a higher layer.
>
> I also cannot wrap the top layer easily in a another layer for a number of
> reasons.
>
> Any help appreciated.



I'm really confused. If you need different top levels for different
products, what on earth is the objection to a wrapper?

Anyhow, if you *really must* have a configurable BUILD, which I
think is what you are asking for, then the only way I know of
is to create a package defining your top-level port types, and
re-create that package for each different build. Completely
horrible, but it would work.

Please go back to thinking about a wrapper, one wrapper
per version, so that you can use the proper VHDL machinery
of generics and configurations to do what you need.
The added effort is tiny; it is beyond my imagination to
see what might prevent you from doing it.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * Perl * Tcl/Tk * Verification * Project Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW, UK
Tel: +44 (0)1425 471223 mail:
Fax: +44 (0)1425 471573 Web: http://www.doulos.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.





Jonathan Bromley
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf bbiandov Software 0 12-22-2008 05:25 AM
The Entity Del March DVD Video 5 06-10-2004 10:50 AM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46