Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Simulation error

Thread Tools

Simulation error

Madan Mohan KM
Posts: n/a
Hi all,
I have this error in top level simulations instancing xilinxcorlib
generated FIFO, where as the component
fif02kx16.vhd(generated from the xilinx corelib) is working fine
indipendently for test cases. Please suggest me how could I go ahead
solving this simulation error! Please refer the xilinxcorelib
components w.r.t to messages below.

please observe, this is the comments on the VCS(speedwave) command
I can send the code of instance..VHDL for your reference too.

WBM FIFO Initialization Starts.... 0 NS
RESET for 100ns.... 0 NS
**Assertion WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic
the result will be 'X'(es).
** Occurred on line 63 of package body STD_LOGIC_ARITH
executing instance /COMP_WBM
** at delta 2 of time 8 ns.
**Runtime Error: Result of -(-214748364 is out of range defined by
TO 2147483647)
** Occurred on line 138 of package body SYNC_FIFO_PKG_V3_0
while executing instance /COMP_WBM/WBM_FIF0/U0
** at delta 2 of time 8 ns.
Simulation stopped in /COMP_WBM/WBM_FIF0/U0/READ_COUNTER, file
E:\Raksha_compiled_libs\XILINXCORELIB\sync_fifo_v3 _0.vhd,
line 196.
Thanks in Advance,
Reply With Quote
Eyck Jentzsch
Posts: n/a
without any code it's impossible to help, but as a first guess you seem
to forgot an initialization of an integer ...


Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Problem with post-route simulation / timing simulation jasperng VHDL 0 11-27-2008 06:23 AM
Simulation Error While writing to file Mohammed khader VHDL 3 11-30-2004 04:29 PM
error in modelsim simulation viswanath VHDL 4 04-25-2004 06:12 PM
EDK Modelsim Behavioral Simulation Error hansman VHDL 3 01-30-2004 09:05 AM
post-map simulation error =?ISO-8859-1?Q?Ciar=E1n_Hughes?= VHDL 3 09-29-2003 11:35 PM