Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > PSL: New 2nd Edition book: Using PSL for formal and dynamic verification

Reply
Thread Tools

PSL: New 2nd Edition book: Using PSL for formal and dynamic verification

 
 
ben cohen
Guest
Posts: n/a
 
      01-27-2004
We am pleased to announce the release of the book "Using PSL/SUGAR for
Formal and Dynamic Verification 2nd Edition". Site
http://www.vhdlcohen.com provides information about this book,
including the TOC, forewords by Harry Foster, Cadence, Mentor, @HDL,
and Safelogic. Every reviewer highly recommended this book for
designer and verification engineers who write PSL. "Through coding
guidelines, easily understood descriptions of the language semantics
and real world examples, the authors ease the transition into
successful, productive use of PSL... the preferred PSL bible."


PSL is a property specification language that can be used for the
definition of requirements (including system level), interface
definitions, design properties, and for the verification of designs
using dynamic and model checking techniques. The book addresses PSL
language, and demonstrates by example how PSL is applied in the design
definition and verification processes. Several VHDL and Verilog
models are used as vehicles to demonstrate the efficiency of PSL.
These include a FIFO, a handshake, an AMBA AHB slave, and a traffic
light controller. One chapter is dedicated to formal verification,
and another one to PSL guidelines. Appendix D provides a dictionary
of classes of application examples that translate English requirements
to PSL properties.

I am also please to announce that I'll be giving 3-hour PSL tutorials
at DesignCon (designcon.com) and DvCon (dvcon.com). Those tutorials
are based on our book. Tutorials will include an explanation of the
language, its applications, and demonstrations of practical examples
for the definition of requirements, and in verification of designs
using dynamic and formal verification techniques.

Mentor is sponsoring the PSL DvCon tutorial, which brings down the
price to $50 from $200. Coffee and pastries are included!

Ben Cohen, Srinivasan Venkataramanan and Ajeetha Kumari.


-----------------------------------------------------------------------------
Ben Cohen Trainer, Consultant, Publisher (310) 721-4830
http://www.vhdlcohen.com/ http://www.velocityreviews.com/forums/(E-Mail Removed)
Author of following textbooks:
* Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition,
2004 isbn 0-9705394-6-0
* Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn
0-9705394-2-8
* Component Design by Example ", 2001 isbn 0-9705394-0-1
* VHDL Coding Styles and Methodologies, 2nd Edition, 1999 isbn
0-7923-8474-1
* VHDL Answers to Frequently Asked Questions, 2nd Edition, isbn
0-7923-8115
------------------------------------------------------------------------------
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
CFP: DTVCS 2008 - Design, Testing and Formal Verification Techniquesfor Integrated Circuits and Systems ss.dtvcs@gmail.com C Programming 1 02-15-2008 04:13 AM
CFP: DTVCS 2008 - Design, Testing and Formal Verification Techniquesfor Integrated Circuits and Systems ss.dtvcs@gmail.com C++ 0 02-15-2008 12:41 AM
CFP: DTVCS 2008 - Design, Testing and Formal Verification Techniquesfor Integrated Circuits and Systems ss.dtvcs@gmail.com VHDL 0 02-13-2008 11:51 PM
FORMAL VERIFICATION USING CONFORMAL LEC ( CADENCE TOOL) kitcha VHDL 5 02-07-2006 10:58 AM
Good websites for Formal Verification ? thewhizkid VHDL 3 10-07-2003 03:04 PM



Advertisments