f'up comp.lang.vhdl set
cruzin wrote:
> I am trying to connect the bidirectional ports of two components to
> one bidirectional set of pins on my FPGA. Is it possible to do this in
> VHDL?
Take tri-state drivers
process(enable,some_signal)
begin
if (enable='1') then
target_signal<=some_signal;
else target_signal<=(others=>'Z');
end if;
end process;
target_signal has to be of std_logic(_vector), because it has to be
resoled (multiple drivers).
Take care, that *only one* of these tri-state-drivers are activated at a
time.
Take care, that everytime *at least one* driver is active (otherwise
target_signal would float).
Think about providing these enable-signals to the tri-state-drivers.
E.g. if you have several memory blocks, the address may decide, which
block is allowed to drive target_signal -> the enable-signals can be
generated thorugh combinational logic out of the address.
Ralf
|