Go Back   Velocity Reviews > Newsgroups > VHDL
Clock and data extraction Clock and data extraction
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Clock and data extraction
 
Thread Tools Search this Thread
Old 12-21-2003, 02:22 AM   #1
Default Clock and data extraction


Hello,

I need to extract the clock and data from a 'Modified Frequency Modulation'
signal. Does anyone have any advice on how to do this? Has anyone got any
experience of doing such a thing?

Thanks for any info,




Di'ego
  Reply With Quote
Reply

« predictable timing for xilinx cpld? | PSL tutotorial at designcon and dvcon »

Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts
vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Post-Route Simulation does not give output for the first clock cycle Options velocityreviews Software 0 04-17-2007 05:47 PM


Contact Us - - Archive - Privacy Statement - Top


SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46