![]() |
|
|
|
#1 |
|
Hi,
I'm looking for a VHDL example code to implement a DDR memory in a Altera 'Stratix'. (not a controler), with use of RAS, CAS, etc... There is many example of memory in Megawizard of Quartus (DP-RAM, FIFO), but I can't find DDR. I would like to have this DDR include in specific memory block (M-RAM or M512 or others). Thanks for your help, bhb bhb |
|
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| OCZ 6GB Triple-Channel 1333 MHz DDR3 Memory Kit | Admin | Front Page News | 0 | 02-16-2009 01:27 PM |
| memory upgrade | -D- | A+ Certification | 1 | 02-03-2007 01:01 AM |
| Re: What memory to use? | me | A+ Certification | 0 | 12-14-2004 03:33 AM |
| Re: Memory stick question | Nildram | A+ Certification | 1 | 01-14-2004 02:41 PM |
| Half memory: lost? | Joe | A+ Certification | 4 | 09-04-2003 08:57 PM |