Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Libraries, packages and synthesis problems!

Reply
Thread Tools

Libraries, packages and synthesis problems!

 
 
Michael Nicklas
Guest
Posts: n/a
 
      11-24-2003
Hi

I am trying to synthesise a bit of code which uses a package called
text_util.

The library declarations are as follows:

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
use std.textio.all;
use txt_util.all;


when I synthesise it (using Xilinx XST in ISE 6.1sp2) I get the following
error:

ERROR:HDLParsers:3014 -
//s01/projects/tcs/tcs_02/TCS_02_VHDL_projects/ping_simulation_201103/SPARTA
N.vhd Line 11. Library unit txt_util is not available in library work.


I have checked the solution record on the Xilinx support site and it suggest
that this error would be fixed in service pack 2, obviously this is not the
case it was referring to specifically!

Can anyone tell me what the procedure is for including packages in libraries
please?

Do I have to compile this text_util package to another library?

Do I have to create a user library?

Any suggestions greatly appreciated!


Thanks in advance


Mike Nicklas


 
Reply With Quote
 
 
 
 
ghsdf
Guest
Posts: n/a
 
      11-24-2003
Put the package text_util in your working directory (i.e.where all your VHDL
is kept for that project)
Then call the package like so:

use WORK.text_util.all;

Hope this helps.
Matt

"Michael Nicklas" <> wrote in message
news:3fc2328d$0$52884$.. .
> Hi
>
> I am trying to synthesise a bit of code which uses a package called
> text_util.
>
> The library declarations are as follows:
>
> library IEEE;
> use IEEE.std_logic_1164.all;
> use IEEE.std_logic_arith.all;
> use IEEE.std_logic_unsigned.all;
> use std.textio.all;
> use txt_util.all;
>
>
> when I synthesise it (using Xilinx XST in ISE 6.1sp2) I get the following
> error:
>
> ERROR:HDLParsers:3014 -
>

//s01/projects/tcs/tcs_02/TCS_02_VHDL_projects/ping_simulation_201103/SPARTA
> N.vhd Line 11. Library unit txt_util is not available in library work.
>
>
> I have checked the solution record on the Xilinx support site and it

suggest
> that this error would be fixed in service pack 2, obviously this is not

the
> case it was referring to specifically!
>
> Can anyone tell me what the procedure is for including packages in

libraries
> please?
>
> Do I have to compile this text_util package to another library?
>
> Do I have to create a user library?
>
> Any suggestions greatly appreciated!
>
>
> Thanks in advance
>
>
> Mike Nicklas
>
>



 
Reply With Quote
 
 
 
 
Tero Kapanen
Guest
Posts: n/a
 
      11-24-2003
Hi, Michael,

Include txt_util.vhd to your project and use line:
use work.txt_util.all;
instead of line:
use txt_util.all;

- tero


 
Reply With Quote
 
kengpk
Guest
Posts: n/a
 
      01-13-2004
the textio package is not support in xst. refer to the link below
http://toolbox.xilinx.com/docsan/xil...st/vhdl12.html

cheer

 
Reply With Quote
 
kengpk
Guest
Posts: n/a
 
      01-13-2004
the textio package is not support in xst. refer to the link below
http://toolbox.xilinx.com/docsan/xil...st/vhdl12.html

cheer

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Python Packages : A loomingproblem? packages might no longer work? (well not on your platform or python version anyway) David Lyon Python 19 04-23-2009 11:10 PM
Search Engine Optimization Packages India, SEO Packages Hyderabad,SEO Packages Firm visioninfosyslinks@gmail.com HTML 0 12-20-2007 08:45 AM
Do the javax.imageio packages replace packages in com.sun.image? Paul Smith Java 0 11-18-2003 02:58 PM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed... walala VHDL 4 09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes walala VHDL 4 09-08-2003 01:51 PM



Advertisments