Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VIRTEXII IO problem

Reply
Thread Tools

VIRTEXII IO problem

 
 
Yttrium
Guest
Posts: n/a
 
      11-13-2003
Hey, i have this problem when i want to do the following thing:

I have this serial input (let's call it a) and i want to see the serial
input a through an IO provided on my evaluation board (let's call that pin
atest) and i did it like this

entity testmodule is
port(
a, clk: in std_logic;
b, atest: out std_logic
);
end testmodule;

architecture Behavioral of testmodule is

begin

-- the rest of the program to get a =>b

--with this process i want to feed the input a to and debug output atest
which it clocked on the clk (which is a lot
--faster than the serial clock so there should be no problem there
process(clk)
begin
if (clk'event and clk='1') then
atest<=a;
end if;
end process;

--OR can i just write the following;
atest<=a;

end Behavioral;

so i used a process to bring a => atest as a first method and then atest<=a
as a second method.
How come neither of these methods work??? did i miss something?

thanx in advance;

Yttrium


 
Reply With Quote
 
 
 
 
Paulo Dutra
Guest
Posts: n/a
 
      11-13-2003
I'm guessing this produces a multiple drivers error in synthesis.
Is this what you meant by "How come neither of these methods work???"


Yttrium wrote:
>
> Hey, i have this problem when i want to do the following thing:
>
> I have this serial input (let's call it a) and i want to see the serial
> input a through an IO provided on my evaluation board (let's call that pin
> atest) and i did it like this
>
> entity testmodule is
> port(
> a, clk: in std_logic;
> b, atest: out std_logic
> );
> end testmodule;
>
> architecture Behavioral of testmodule is
>
> begin
>
> -- the rest of the program to get a =>b
>
> --with this process i want to feed the input a to and debug output atest
> which it clocked on the clk (which is a lot
> --faster than the serial clock so there should be no problem there
> process(clk)
> begin
> if (clk'event and clk='1') then
> atest<=a;
> end if;
> end process;
>
> --OR can i just write the following;
> atest<=a;
>
> end Behavioral;
>
> so i used a process to bring a => atest as a first method and then atest<=a
> as a second method.
> How come neither of these methods work??? did i miss something?
>
> thanx in advance;
>
> Yttrium


--
/ 7\'7 Paulo Dutra ()
\ \ ` Xilinx
/ / 2100 Logic Drive http://www.xilinx.com
\_\/.\ San Jose, California 95124-3450 USA
 
Reply With Quote
 
 
 
 
Yttrium
Guest
Posts: n/a
 
      11-13-2003
well,when i let synthesis en implementation do their thing in ISE 5.2i they
don't give any problem ... (no errors and no warnings concerning this) ...
and i tried the one without the process once on a spartanIIE and gave no
problems and the first time it worked on the virtexII but when we used the
same method again a few hours later it did nothing, every signal remained
unchanged...


"Paulo Dutra" <> wrote in message
news:...
> I'm guessing this produces a multiple drivers error in synthesis.
> Is this what you meant by "How come neither of these methods work???"
>
>
> Yttrium wrote:
> >
> > Hey, i have this problem when i want to do the following thing:
> >
> > I have this serial input (let's call it a) and i want to see the serial
> > input a through an IO provided on my evaluation board (let's call that

pin
> > atest) and i did it like this
> >
> > entity testmodule is
> > port(
> > a, clk: in std_logic;
> > b, atest: out std_logic
> > );
> > end testmodule;
> >
> > architecture Behavioral of testmodule is
> >
> > begin
> >
> > -- the rest of the program to get a =>b
> >
> > --with this process i want to feed the input a to and debug output atest
> > which it clocked on the clk (which is a lot
> > --faster than the serial clock so there should be no problem there
> > process(clk)
> > begin
> > if (clk'event and clk='1') then
> > atest<=a;
> > end if;
> > end process;
> >
> > --OR can i just write the following;
> > atest<=a;
> >
> > end Behavioral;
> >
> > so i used a process to bring a => atest as a first method and then

atest<=a
> > as a second method.
> > How come neither of these methods work??? did i miss something?
> >
> > thanx in advance;
> >
> > Yttrium

>
> --
> / 7\'7 Paulo Dutra ()
> \ \ ` Xilinx
> / / 2100 Logic Drive http://www.xilinx.com
> \_\/.\ San Jose, California 95124-3450 USA



 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Very fast counter in VirtexII Marty Ryba VHDL 10 05-29-2009 01:21 PM
Problem problem problem :( Need Help Mike ASP General 2 05-11-2004 08:36 AM
[VirtexII + VHDL] problems with clock signals... Yttrium VHDL 1 11-27-2003 11:45 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57