Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Structural VHDL - Accesing signals of instances

Reply
Thread Tools

Structural VHDL - Accesing signals of instances

 
 
Valentin Tihomirov
Guest
Posts: n/a
 
      11-01-2003
I understand that entity defines inteface restricting the range of signals
available for communication with instances of that entity. May be there is
no much sense to bypass the restriction but I consider this opportunity to
be used in test bench.


uut: entity UART port map (
.....
);

--stimulate uart


--wait until transmitter is empty
wait until uut.transmitter.busy = '0';

-- go on



 
Reply With Quote
 
 
 
 
Jim Lewis
Guest
Posts: n/a
 
      11-01-2003
If you are using ModelSim, you can use the
signal spy package.

Cheers,
Jim

Valentin Tihomirov wrote:

> I understand that entity defines inteface restricting the range of signals
> available for communication with instances of that entity. May be there is
> no much sense to bypass the restriction but I consider this opportunity to
> be used in test bench.
>
>
> uut: entity UART port map (
> ....
> );
>
> --stimulate uart
>
>
> --wait until transmitter is empty
> wait until uut.transmitter.busy = '0';
>
> -- go on
>
>
>


--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~
Jim Lewis
Director of Training (E-Mail Removed)
SynthWorks Design Inc. http://www.SynthWorks.com
1-503-590-4787

Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~

 
Reply With Quote
 
 
 
 
Paul Uiterlinden
Guest
Posts: n/a
 
      11-02-2003
Valentin Tihomirov wrote:

> I understand that entity defines inteface restricting the range of
> signals available for communication with instances of that entity.
> May be there is no much sense to bypass the restriction but I
> consider this opportunity to be used in test bench.


Declare the signals you want to observe in a package and "use" that
package both in the DUT and testbench. See also
http://www.eda.org/comp.lang.vhdl/FAQ1.html#monitor

Paul.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL Behavioral and Structural Mixed Models aris VHDL 9 07-16-2010 10:29 PM
Naming conventions for signals, ports, components, instances? Torsten Landschoff VHDL 8 02-22-2007 04:57 PM
hierarchical design with structural VHDL question Neil Zanella VHDL 2 10-22-2003 11:01 AM
Importing Structural VHDL into Cadence 4.4.6 Marcus Schaemann VHDL 1 09-17-2003 10:00 AM
XML for VHDL documention and structural description of Hardware SoC Amontec Team VHDL 0 07-11-2003 02:29 PM



Advertisments