Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Formal Verification Survey

Reply
Thread Tools

Formal Verification Survey

 
 
Sebastian Jaeger
Guest
Posts: n/a
 
      10-24-2003
The Royal Institute of Technology, Stockholm (Sweden) and the Darmstadt
University of Technology, Darmstadt (Germany) are conducting a web-based
industry survey. The survey is part of my thesis "Technical and Economical
Barriers and Drivers for the Introduction of Formal Methods in the
Verification of Digital Systems".

It addresses all companies which perform digital, digital/analog or
HW/SW design, i.e. companies using and not (yet) applying formal
approaches.

The purpose of the survey is to develop a realistic view of the status quo of
functional formal verification in the semiconductor industry. Among other
things we want to find out about the leading companies` verification approach,
their needs and future plans, the valuation of existing tools as well as reasons
for and against the introduction or increased use of formal methods in the
design flow.

Answering the questions will take only 15 minutes.
All participants will get a free copy of the study including the survey results.
In addition your company will get the chance to be named as sponsor of the
survey free of charge.
You take no risks: The data collected in this survey will only be reported in
aggregate form.

We would highly appreciate it if you could support our study by participating
in this survey by going to

http://www.formal-verification.com.

The password is "formal".

Although we know that our target group has a high workload we would be
deeply grateful for your participation within the next week if possible.

Thank you very much and best regards

Sebastian Jaeger
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
CFP: DTVCS 2008 - Design, Testing and Formal Verification Techniquesfor Integrated Circuits and Systems ss.dtvcs@gmail.com VHDL 0 02-13-2008 11:51 PM
How To Control The Z Modeling In Lec(formal Verification Tool)?? subhash VHDL 0 08-02-2006 02:24 PM
FORMAL VERIFICATION USING CONFORMAL LEC ( CADENCE TOOL) kitcha VHDL 5 02-07-2006 10:58 AM
PSL: New 2nd Edition book: Using PSL for formal and dynamic verification ben cohen VHDL 0 01-27-2004 01:09 AM
Good websites for Formal Verification ? thewhizkid VHDL 3 10-07-2003 03:04 PM



Advertisments