Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - asynchronous design

 
Thread Tools Search this Thread
Old 10-10-2003, 05:25 AM   #1
Default asynchronous design


Is there any good books on asynchronous design in VHDL?

Thank you.




Amir
  Reply With Quote
Old 10-10-2003, 06:01 AM   #2
MM
 
Posts: n/a
Default Re: asynchronous design
Do you mean designing with multiple clocks? I don't think there are any
books written on just this topic, but some books have chaptes about crossing
clock domains. Also, several days ago in the "Should I worry about
metastability" thread on comp.arch.fpga Paul Leventis pointed to this great
paper on the subject:
http://www.sunburst-design.com/paper...Clk_rev1_1.pdf

/Mikhail

"Amir" <> wrote in message
news:...
> Is there any good books on asynchronous design in VHDL?
>
> Thank you.
>
>





MM
  Reply With Quote
Old 10-10-2003, 12:34 PM   #3
Ansgar Bambynek
 
Posts: n/a
Default Re: asynchronous design
Google is your friend, searching for "asynchronous logic design" gives the
following result (of course more are shown), which could be used as a
starting point.

http://www.cs.man.ac.uk/async/

HTH.

Ansgar
--
Attention please, reply address is invalid, please remove "_xxx_" ro reply

"Amir" <> schrieb im Newsbeitrag
news:...
> Is there any good books on asynchronous design in VHDL?
>
> Thank you.
>
>





Ansgar Bambynek
  Reply With Quote
Old 10-10-2003, 03:10 PM   #4
Amir
 
Posts: n/a
Default Re: asynchronous design
Thanks for your help.

-Amir
"Amir" <> wrote in message
news:...
> Is there any good books on asynchronous design in VHDL?
>
> Thank you.
>
>





Amir
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf bbiandov Software 0 12-22-2008 05:25 AM
Sewing, Embroidery & SignMaking Software.. embsupply Software 0 10-02-2007 04:29 PM
Sewing, Embroidery & SignMaking Software.. embsupply Software 0 08-14-2007 04:01 PM
network design help....... bunty4u The Lounge 1 04-08-2007 04:39 AM
Re: Reference Material On Server Chassis Design? AG A+ Certification 0 01-30-2004 06:12 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46