![]() |
|
|
|
#1 |
|
I've to implement a kind of filter in vhdl. The incoming datastream must
pass a (-1 0 2 0 -1) filter. Are there some examples for such a lineair filters? Can anyone point me into the right direction? TIA, Frank Frank van Eijkelenburg |
|
|
|
|
#2 |
|
Posts: n/a
|
Frank,
I don't know if it's that you want but bellow you can found different implementation form of your filter at data incoming full clock speed (1 new filtered data output at each clk cycle). (Please view in fixed-width font, e.g. Courier) [Rn] is a register (+) is an adder (-) is a subtractor (2x) is multiply by 2 (shift left by 1) (/4) is divide by 4 Standard form: FIR Bandpass [-1 0 2 0 -1]/4 Group delay = 2 Pipeline delay = 1 Total delay = 3 in--+-[R0]--[R1]-+-[R2]--[R3]-+ | | | | +--------|------------+ | | | | | (2x) | | | +--(+)------(-)--(/4)--|R4|--out Standard form: FIR Bandpass [-1 0 2 0 -1]/4 Group delay = 2 Pipeline delay = 2 Total delay = 4 in--+-[R0]--[R1]--[R2]-+-[R3]-+ | | | | +--------------|------+ | | | | | (2x) | | | +--(+)--[R4]------(-)--(/4)--[R5]--out Transpose form: FIR Bandpass [-1 0 2 0 -1]/4 Group delay = 2 Pipeline delay = 1 Total delay = 3 in--+--------------+----------------+ | | | | (2x) | | | | +-[R0]--[R1]--(-)--[R2]--[R3]--(-)--(/4)--[R4]--out regards fe "Frank van Eijkelenburg" <> wrote in message news:3f798f0a$0$5772$... > I've to implement a kind of filter in vhdl. The incoming datastream must > pass a (-1 0 2 0 -1) filter. Are there some examples for such a lineair > filters? Can anyone point me into the right direction? > > TIA, > Frank > > FE |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| How to execute an external software from VHDL? And how to interface VHDL with JAVA? | becool_nikks | Software | 0 | 03-06-2009 07:08 PM |
| Vending machine using VHDL | arie | General Help Related Topics | 0 | 03-05-2009 05:45 AM |
| Help on auto conversion from Matlab to vhdl on filter design | hardheart | Hardware | 0 | 12-07-2007 09:19 AM |
| ARRAY(n DOWNTO 0) OF STD_LOGIC_VECTOR(m DOWNTO 0) - VHDL | freitass | Hardware | 0 | 11-01-2007 03:44 PM |
| vhdl code | amirster | Hardware | 0 | 05-10-2007 07:28 AM |