pullup on inputs

I use xilinx ise webpack 6.1 sp1.
In may project I tried to add contrains like:

NET "probes<0><0>" LOC = "D11" | PULLUP ;
NET "probes<0><1>" LOC = "D12" | PULLUP ;
NET "probes<0><2>" LOC = "C12" | PULLUP ;

This signals are all input.

in place&route report is reported:
Resolved that IOB <probes<0><0>> must be placed at site D11.
Resolved that IOB <probes<0><1>> must be placed at site D12.
Resolved that IOB <probes<0><2>> must be placed at site C12.

and in pad report is not mentioned pullup resistor for that signals.

How can I be sure about the presence of pullup resistors?

thanks

Max