Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > parameters for Routability estimation and analysis during RTL stages of the design.

Reply
Thread Tools

parameters for Routability estimation and analysis during RTL stages of the design.

 
 
santhosh
Guest
Posts: n/a
 
      08-21-2003
Hello,


I would like to know if we can identify RTL constructs and architectures
which can cause routability problems early in the design cycle. If there are
some common parameters which could be identified, these could be used for
physical feasibility studies.

I request any one you point me to some of the earlier work carried out
in this area.

Thanks
Santhosh
 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      08-21-2003
santhosh wrote:

> I would like to know if we can identify RTL constructs and architectures
> which can cause routability problems early in the design cycle. If there are
> some common parameters which could be identified, these could be used for
> physical feasibility studies.


The only sensitivity of routing to HDL style that I have
seen involves initializing large registers with a global
reset signal.

With some devices, it is not possible to route
a global reset signal for the purpose
of large register initialization.
However, if I code such an synchronously, all is well.

Consider making a prototype of large register
and block memory inferences.

The most important factors for reducing risk
have nothing to do with synthesis or routing.
It is setting up your front end tools for
a quick edit/compile/simulate cycle and
setting up a cvs repository for shared files.


-- Mike Treseler



 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Evaluating static analysis and Dynamic analysis tools for C/C++ ssubbarayan C Programming 5 11-03-2009 12:50 AM
Camera-nocs Still in Early Stages? kevin.kirby@gmail.com Digital Photography 1 07-25-2006 08:45 PM
Lectures on channel estimation, frequency estimation? Frank C++ 3 11-22-2005 08:38 AM
dlx to three stages giudar@libero.it VHDL 0 05-21-2005 10:39 AM
ASIC RTL and FPGA RTL Anand P Paralkar VHDL 1 04-26-2004 01:09 PM



Advertisments