Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Re: complement???

Reply
Thread Tools

Re: complement???

 
 
Pieter Hulshoff
Guest
Posts: n/a
 
      08-17-2003
> Please, can anybody tell me why do I get e as a complement of a when I
> simulate this examle in Aldec's AHDL with waveform?


The complement is caused because your process is only called once on a
change of a, causing e to always lag one change behind a. I don't know
exactly what this design is supposed to do, but if you wish to just connect
a to e, why not settle for e <= a? If you insist on using connect, then at
least place it in the sensitivity list or in the wait on list:

barrel: PROCESS (a, e) IS
BEGIN
connect <= a;
e <= connect;
END PROCESS barrel;

or

barrel: PROCESS IS
BEGIN
connect <= a;
e <= connect;
WAIT ON a, connect;
END PROCESS barrel;

Regards,

Pieter Hulshoff

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off




Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57