VHDL - Verification Intern Positions Available

08-14-2003, 10:56 PM

Tharas Systems Inc. develops and sells a hardware assisted high
performance simulator for verilog and vhdl designs.

We are looking for interns to work in the verification area.

You will develop hardware models and testbenches in verilog/vhdl, run
verilog/vhdl simulations, and synthesis to develop and verify Tharas'
Hardware Engine for Verilog/VHDL Simulation.

Requirements:
Strong logic design skills

Sound understanding of Verilog and/or VHDL Language Semantics

Modeling and Simulation in Verilog/VHDL using Verilog-XL,
ModelTech, NC-sim, or VCS

Coding, Testing, and Debugging for Synthesis

Coding, Testing, and Debugging of Functional Verilog/VHDL
Models

Programming experience with Perl/Tcl, C, make, rcs/cvs

Enrolled/Completing MS/PhD program

Job Location: Santa Clara, California, USA

Submit your resumes in plain text to:

http://www.tharas.com

Tharas Systems Inc.,
3016 Coronado Drive, Santa Clara, CA 95054

Recruit Interns

Thread Tools	Search this Thread
Show Printable Version Email this Page	Search this Thread: Advanced Search

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf	bbiandov	Software	0	12-22-2008 05:25 AM
Verification	Citizen Bob	DVD Video	24	12-11-2006 09:46 PM
Publisher Verification	Grant Turri-Petrie	A+ Certification	2	12-18-2005 08:01 PM
DVD Burner - verification errors	Paul	A+ Certification	2	06-16-2005 08:33 PM
DVD verification software?	Som	DVD Video	1	05-29-2005 04:24 PM

08-14-2003, 10:56 PM	#1
	Verification Intern Positions Available Tharas Systems Inc. develops and sells a hardware assisted high performance simulator for verilog and vhdl designs. We are looking for interns to work in the verification area. You will develop hardware models and testbenches in verilog/vhdl, run verilog/vhdl simulations, and synthesis to develop and verify Tharas' Hardware Engine for Verilog/VHDL Simulation. Requirements: Strong logic design skills Sound understanding of Verilog and/or VHDL Language Semantics Modeling and Simulation in Verilog/VHDL using Verilog-XL, ModelTech, NC-sim, or VCS Coding, Testing, and Debugging for Synthesis Coding, Testing, and Debugging of Functional Verilog/VHDL Models Programming experience with Perl/Tcl, C, make, rcs/cvs Enrolled/Completing MS/PhD program Job Location: Santa Clara, California, USA Submit your resumes in plain text to: http://www.tharas.com Tharas Systems Inc., 3016 Coronado Drive, Santa Clara, CA 95054 Recruit Interns