Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Delta Count Overflow in Simulation

 
Thread Tools Search this Thread
Old 08-14-2003, 10:37 AM   #1
Default Delta Count Overflow in Simulation


Hi Guys,
I have to block I have to interconnect the two in such a way that the
input of one block is the output from other one . You can think of as
a loop.
I have separate entities for these two block and in the top entity I
have declared the two components and I used port mapping to connect
the signals. For this say I have defined signals and I am using this
signal as to port map the input of first block and at the same time I
am using the same signal to port map the output of second block.
when I start doing simulation I got the following error.
----------------------------
Delta count overflow - stopped. Try to increase the iterations limit
in simulator preferences.
# Fatal error occurred during simulation
--------------------------------

Now I think that since I have just used one signal to port map the
input and output of first and second block respectively, that might be
causing the infinite loop. Do you think I need to defined signal for
both entities separetly and then use the state machine to pass the
signal from one block to another.
Is this is the way to do it or you have some other suggestions?

Any help would be appreciated.

Cheers


Isaac


Isaac
  Reply With Quote
Old 08-14-2003, 03:38 PM   #2
Jon
 
Posts: n/a
Default Re: Delta Count Overflow in Simulation
Hi Isaac,
"Usually" when you get that error there is some type of feedback
loop. It does not have anything to do using the same single in the
port map for the driver and the receiver. Check to make sure that you
do not have a combinational feedback path.

Jon

(Isaac) wrote in message news:<. com>...
> Hi Guys,
> I have to block I have to interconnect the two in such a way that the
> input of one block is the output from other one . You can think of as
> a loop.
> I have separate entities for these two block and in the top entity I
> have declared the two components and I used port mapping to connect
> the signals. For this say I have defined signals and I am using this
> signal as to port map the input of first block and at the same time I
> am using the same signal to port map the output of second block.
> when I start doing simulation I got the following error.
> ----------------------------
> Delta count overflow - stopped. Try to increase the iterations limit
> in simulator preferences.
> # Fatal error occurred during simulation
> --------------------------------
>
> Now I think that since I have just used one signal to port map the
> input and output of first and second block respectively, that might be
> causing the infinite loop. Do you think I need to defined signal for
> both entities separetly and then use the state machine to pass the
> signal from one block to another.
> Is this is the way to do it or you have some other suggestions?
>
> Any help would be appreciated.
>
> Cheers
>
>
> Isaac



Jon
  Reply With Quote
Old 08-18-2003, 10:57 AM   #3
Arvind Kumar
 
Posts: n/a
Default Re: Delta Count Overflow in Simulation
Hi,
You did not mention which simulator you're using! What you
mentioned in your mail, cannot cause delta count overflow. My guess is
you have combinational loop in your design somewhere. You could try
locating this in the design. If you're using Modelsim, use set
IterationLimit command to increase the delta count. By default, I
think modelsim uses 5000 iterations..You could set it to 10000 and run
it once again..!!!
Hope this helps..
Regards,
Arvind Kumar,
Sr. Design Engineer,
Sasken Communication Technologies Ltd.
Bangalore, INDIA


(Jon) wrote in message news:<. com>...
> Hi Isaac,
> "Usually" when you get that error there is some type of feedback
> loop. It does not have anything to do using the same single in the
> port map for the driver and the receiver. Check to make sure that you
> do not have a combinational feedback path.
>
> Jon
>
> (Isaac) wrote in message news:<. com>...
> > Hi Guys,
> > I have to block I have to interconnect the two in such a way that the
> > input of one block is the output from other one . You can think of as
> > a loop.
> > I have separate entities for these two block and in the top entity I
> > have declared the two components and I used port mapping to connect
> > the signals. For this say I have defined signals and I am using this
> > signal as to port map the input of first block and at the same time I
> > am using the same signal to port map the output of second block.
> > when I start doing simulation I got the following error.
> > ----------------------------
> > Delta count overflow - stopped. Try to increase the iterations limit
> > in simulator preferences.
> > # Fatal error occurred during simulation
> > --------------------------------
> >
> > Now I think that since I have just used one signal to port map the
> > input and output of first and second block respectively, that might be
> > causing the infinite loop. Do you think I need to defined signal for
> > both entities separetly and then use the state machine to pass the
> > signal from one block to another.
> > Is this is the way to do it or you have some other suggestions?
> >
> > Any help would be appreciated.
> >
> > Cheers
> >
> >
> > Isaac



Arvind Kumar
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Computer Security aldrich.chappel.com.use@gmail.com A+ Certification 0 11-27-2007 02:11 AM
New releases: Reaping, Delta Farce & Threepenny Opera; Updated complete downloadable R1 DVD DB & info lists Doug MacLean DVD Video 0 07-10-2007 05:43 AM
Post-Route Simulation does not give output for the first clock cycle Options velocityreviews Software 0 04-17-2007 05:47 PM
simulation Tom MCITP 0 04-05-2007 01:40 AM
DVD Verdict reviews: ORCHESTRA WIVES, GANKUTSUOU: THE COUNT OF MONTE CRISTO, CHAPTER 3, and more! DVD Verdict DVD Video 0 03-30-2006 10:19 AM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46