![]() |
|
|
|
#1 |
|
SneakerNet wrote:
> The receive module of the uart has these I/Os: > clock: input > baudclock: input > RxD: input > Data_FromPC[7..0]: output That would be Data_To_PC > RxComplete: output > > The I/O's are self-explanatory. > Now how can i use the RxComplete signal to implement the buffer? Help. Any > info/advice appreciated. 1 8 8 RxD]---[UART]---/--[FIFO]--/---[Data_To_PC -- Mike Treseler Mike Treseler |
|
|
|
|
#2 |
|
Posts: n/a
|
Hi Mike..
I would like to point out that this is a receiver module (Rx) so what I wrote was correct. It is Data_FromPc[7..0] as it is a uart module that receives data from PC and sends it to other modules within FPGA. I don't know how you got the idea that it is Data_To_PC!. Anyway I have no idea what your reply means. Can you pls be more clear in this area. Cheers "Mike Treseler" <> wrote in message news:... > SneakerNet wrote: > > > The receive module of the uart has these I/Os: > > clock: input > > baudclock: input > > RxD: input > > Data_FromPC[7..0]: output > > > > That would be Data_To_PC > > > > > > RxComplete: output > > > > The I/O's are self-explanatory. > > Now how can i use the RxComplete signal to implement the buffer? Help. Any > > info/advice appreciated. > > > > > 1 8 8 > RxD]---[UART]---/--[FIFO]--/---[Data_To_PC > > > > -- Mike Treseler > SneakerNet |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| How to execute an external software from VHDL? And how to interface VHDL with JAVA? | becool_nikks | Software | 0 | 03-06-2009 07:08 PM |
| reading mp3 file in binary format in vhdl | latheesh | General Help Related Topics | 0 | 02-05-2008 05:40 AM |
| Help on auto conversion from Matlab to vhdl on filter design | hardheart | Hardware | 0 | 12-07-2007 09:19 AM |
| VHDL RAM help!:) | lastval | Hardware | 0 | 11-09-2007 01:40 PM |
| ARRAY(n DOWNTO 0) OF STD_LOGIC_VECTOR(m DOWNTO 0) - VHDL | freitass | Hardware | 0 | 11-01-2007 03:44 PM |