Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Re: vhdl UART

 
Thread Tools Search this Thread
Old 08-08-2003, 06:15 PM   #1
Default Re: vhdl UART


SneakerNet wrote:

> The receive module of the uart has these I/Os:
> clock: input
> baudclock: input
> RxD: input
> Data_FromPC[7..0]: output




That would be Data_To_PC




> RxComplete: output
>
> The I/O's are self-explanatory.
> Now how can i use the RxComplete signal to implement the buffer? Help. Any
> info/advice appreciated.





1 8 8
RxD]---[UART]---/--[FIFO]--/---[Data_To_PC



-- Mike Treseler



Mike Treseler
  Reply With Quote
Old 08-10-2003, 09:45 PM   #2
SneakerNet
 
Posts: n/a
Default Re: vhdl UART
Hi Mike..

I would like to point out that this is a receiver module (Rx) so what I
wrote was correct. It is Data_FromPc[7..0] as it is a uart module that
receives data from PC and sends it to other modules within FPGA. I don't
know how you got the idea that it is Data_To_PC!.

Anyway I have no idea what your reply means. Can you pls be more clear in
this area.

Cheers


"Mike Treseler" <> wrote in message
news:...
> SneakerNet wrote:
>
> > The receive module of the uart has these I/Os:
> > clock: input
> > baudclock: input
> > RxD: input
> > Data_FromPC[7..0]: output

>
>
>
> That would be Data_To_PC
>
>
>
>
> > RxComplete: output
> >
> > The I/O's are self-explanatory.
> > Now how can i use the RxComplete signal to implement the buffer? Help.

Any
> > info/advice appreciated.

>
>
>
>
> 1 8 8
> RxD]---[UART]---/--[FIFO]--/---[Data_To_PC
>
>
>
> -- Mike Treseler
>





SneakerNet
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
How to execute an external software from VHDL? And how to interface VHDL with JAVA? becool_nikks Software 0 03-06-2009 07:08 PM
reading mp3 file in binary format in vhdl latheesh General Help Related Topics 0 02-05-2008 05:40 AM
Help on auto conversion from Matlab to vhdl on filter design hardheart Hardware 0 12-07-2007 09:19 AM
VHDL RAM help!:) lastval Hardware 0 11-09-2007 01:40 PM
ARRAY(n DOWNTO 0) OF STD_LOGIC_VECTOR(m DOWNTO 0) - VHDL freitass Hardware 0 11-01-2007 03:44 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46