easier assignment of the vector in testbench
I have a small question. In my VHDL code i have a 32 bit std_logic_vector.
ex: data_in: in std_logic_vector (31 downto 0);
suppose in my test bench i need to assign some value to it. i need...