Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Search Forums > Search Results

Showing results 1 to 1 of 1
Search took 0 seconds.
Search: Posts Made By: veenamgp
Forum: VHDL 09-20-2006
Replies: 0
Views: 482
Posted By veenamgp
Error in variable assignment


I want to assign a value to variable and then use this value for assigning for a signal. Such as

c<= (a and b) or (d:= a and b);

but its giving me an error

near ":=": expecting: ')' ...
Showing results 1 to 1 of 1

Forum Jump