Forum: Hardware
10-02-2012
|
|
Replies: 0
Views: 473
FPGA - Offset in/out values
Hello,
I'm working on a VHDL project using Xilinx ISE 14.1 and I'm facing some troubles with Timing Constraints.
As far as the Period constraint is asked there's no problem, I understand it;...
|
