![]() |
shift left/shift right in VHDL
Dear
Question: how to shift left or shift right Rough program as follows library IEEE ... ... Package matrix_types Is Type matrix_4x1 Is Array (1 to 4) Of std_logic_vector (7 downto 0); Type matrix_1x4 Is Array (1 to 4) Of std_logic_vector (7 downto 0); Type matrix_4x4 Is Array (1 to 4, 1 to 4) Of std_logic_vector (7 downto 0); End Package matrix_types ; ... ... architecture....... begin ..... process ....... Variable x : matrix_4x1 := ("000000100", "0000000000", "0011110000", "0010110001"); begin QUERY: Now i have to shift left or shift right EACH ROW of variable x either TWICE or THRICE etc. Please reply me dear... Thanks and Best Regards, |
| All times are GMT. The time now is 03:47 AM. |
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.