Velocity Reviews (http://www.velocityreviews.com/forums/index.php)
-   VHDL (http://www.velocityreviews.com/forums/f18-vhdl.html)
-   -   Is there delta=0 except at the beginning moment? (http://www.velocityreviews.com/forums/t753895-is-there-delta-0-except-at-the-beginning-moment.html)

 fl 09-11-2011 02:24 PM

Is there delta=0 except at the beginning moment?

Hi,
I find that only at the simulation beginning that delta =0. Other time
it is at least +1, or larger. I want to know that it is possible that
delta=0 in the middle of simulation?

Thanks.

 Paul Uiterlinden 10-12-2011 09:29 AM

Re: Is there delta=0 except at the beginning moment?

fl wrote:

> Hi,
> I find that only at the simulation beginning that delta =0. Other time
> it is at least +1, or larger. I want to know that it is possible that
> delta=0 in the middle of simulation?

I suppose you only see deltas larger than zero because you put break points
in synthesisable code. In general, these are processes that wake up on
signal events. Primary input signals generated in a testbench (such as a
clock) usually change at times with a delta=1. Other signals after that, so
delta >= 2.

Take for example a clock generator:

clk_gen: clk <= NOT clk AFTER half_clk_period;

Or:

clk_gen: PROCESS IS
BEGIN
WAIT for half_clk_period;
clk <= NOT clk;
END PROCESS clk_gen;

Put a break point on the line "clk <= NOT clk;" in the process and you'll
see times that are multiples of half_clk_period, all with delta=0.

--
Paul Uiterlinden
www.aimvalley.nl